, provided by the authors. This consists of a PDF file which contains the complete model equations describing the DC model, the gate leakage model, the charge model, and the noise model, and the model parameters. This material is 1.08 MB in size.
I. INTRODUCTION
T UNNEL field-effect transistors (TFETs) continue to be widely investigated to achieve sub-60-mV/decade subthreshold swing at room temperature for low-power digital and analog applications [1] - [5] . SPICE-friendly analytic TFET models are needed for TFET circuit design. In 2014, a continuous physics-based analytical model was reported [6] . The aim of this model was to provide an equation set with wide applicability across materials systems and device geometries. Gate-bias-dependent subthreshold swing and superlinear current onset were both captured in this first model. In 2015, the model was extended to include all four quadrants of the current-voltage characteristic [7] , including the negative differential resistance of the source Esaki tunnel junction and an empirical capacitance model. However, since the capacitance model was not charge based, charge conservation was not guaranteed for all possible parameter values. In this paper, we enhance the model by adding a gate tunneling current model, a charge-based capacitance model, and a noise model.
Gate leakage becomes a significant part of the total leakage current when the gate-stack is aggressively scaled as is necessary to achieve steep subthreshold swing. Gate current limits the ON-OFF ratio and degrades subthreshold swing. The inclusion of a gate tunneling current model is essential for subthreshold, near-threshold, and ultralow voltage circuit design [8] .
A generalized charge model is needed to guarantee charge conservation in switched-capacitor and charge-pump circuits. There are prior reports of charge models for TFETs; Yang et al. [9] successfully adapted a formulation from BSIM3 to describe the drain charge, and Zhang et al. [10] , [11] developed an analytical charge model for double-gated Si TFETs. However, these previous methods are not readily generalized to new materials and transistor geometries. Our formulation for the terminal charges is in agreement with technology computer-aided design (TCAD) simulations and is sufficiently general to apply broadly across TFET geometries.
As technology continues to scale down, the presence of electrical noise poses great challenge to the design of highperformance circuits for low-voltage and low-power applications. Based on the recommendations provided in [3] , a simple noise model is included to provide a framework for consideration of noise. There are a few reports of noise measurements in Si TFETs [12] - [14] and GaAsSb/InGaAs-based III-V TFETs [15] , [16] . An analytical model including both low-and high-frequency noise sources in III-V heterojunction TFETs has been reported in [17] . But the proposed model may not apply to other material systems or device geometries. With limited experimental measurements available, this simplified noise model is proposed as an approximation for circuit design, allowing easy fitting to simulations and experiments.
Both the gate leakage model and the charge model are verified against TCAD simulations for the GaN/InN TFET [18] . Finally, the model is coded in Verilog-A, and as an example, a TFET-based amplifier is implemented to show the impact of gate current on the design. The model is now available in AIM-SPICE [19] and Verilog-A [20] . The complete equation set, including the dc model [6] , [7] , the gate tunneling model, the charge model, and the noise model, and all the parameters are summarized in the supplementary information. 
II. DEVICE STRUCTURE AND NUMERICAL SIMULATION
To illustrate the model and further show how it extends across materials systems, a double-gate GaN/InN heterojunction TFET, as shown in Fig. 1(a) , is used to provide the reference data. The nitride TFET, simulated by TCAD (Synopsys Sentaurus [21] ), has several appealing attributes relative to TFETs in other systems. The 3.2-eV bandgap of GaN provides a low OFF current, I OFF , while effectively eliminating ambipolar current. The use of InN, with a bandgap of 0.7 eV and strong polarization discontinuity with respect to GaN, results in a ∼20 MV/cm built-in electric field within the p-GaN/InN/n-GaN heterojunction and a tunneling distance of approximately 1 nm [see Fig. 1(c) ]. Simulation of the device ON current in this heterojunction indicates that I ON = 200 µA/µm at 0.4 V is possible [18] . While the GaN/InN/GaN TFET TCAD simulations provide a good basis for developing the SPICE model, the model does not include the effects of scattering caused by phonons, impurities, and defects in the junction, which could be significant in this structure.
III. TFET GATE TUNNELING CURRENT MODEL
The gate leakage current in TFETs originates from direct tunneling current through the gate oxide. The band diagram across the gate-stack is shown in Fig. 1(b) . Because of the intimate connection between the channel and drain, TCAD simulations show that the gate leakage current is predominantly controlled by the gate-drain voltage V GD . Based on this understanding, the semi-empirical gate tunneling model developed for CMOS [22] , [23] can be adapted to describe the TFET. In CMOS, the gate tunneling current is divided between the source and drain terminals, while in TFETs the gate current is collected primarily at the drain for most bias conditions of interest.
The gate tunneling current is modeled by the following equation obtained from [23] :
where one additional parameter n 0 is added to account for the number of gates (i.e., 1 for single-gated devices and 2 for double-gated devices) and the electric field across the gate dielectric, E, is assumed to be uniform and modeled by |V GD |/T PHY , which is reasonable when the channel is conducting. In device structures where the electric field relation is more complex, this formulation will need revision; however, we have found that this simple relation provides a good representation for the cases we have considered. Other parameters include φ B , the Ti/Al 2 O 3 barrier height, κε 0 , the gate dielectric constant, and T PHY , the physical thickness of the gate dielectric. The electron effective mass in the oxide, m OX , is used as a fitting parameter. The empirical correction function of Lee and Hu [22] , C(V GD , T PHY , φ B ), is given by
where α is a fitting parameter. The auxiliary function N represents the density of carriers in the channel and is expressed VOLUME 2, 2016
by [22] , [23] 
where υ T = kT /q is the thermal voltage, parameters n T and V OFFG set the current for positive V GD , and n A and V A for negative V GD . 
Fig. 2(a)
shows TCAD simulations of the GaN/InN TFET drain, source, and gate currents versus gate-source voltage V GS . Under these bias conditions, more than 99% of the gate tunneling current is collected at the drain. Because the ambipolar current is greatly suppressed in GaN/InN TFETs, the drain current at V GS < V OFF (the gate bias below which ambipolar conduction starts to appear) is dominated by the tunneling current through the gate oxide. The source current I S at V GS < V OFF is more than three orders of magnitude smaller than I D and I G , indicating that most of the gate tunneling current flows to the drain. Fig. 2(b) shows close agreement between the model and TCAD simulation data.
In GaN/InN TFETs, almost the entire gate tunneling current goes through the drain terminal because the gate is only overlapping the drain. However, in cases where the gate is overlapping both the source and drain and part of the gate tunneling current goes through the source, a partition factor can be added to account for this effect [23] .
IV. TFET CHARGE MODEL
In TFETs, the charge partition is significantly different from MOSFETs, primarily due to differences in the channel charge distribution [9] . The terminal charges Q D and Q S are modeled using parameterized empirical expressions, which are chosen to match the form of the TCAD-simulated terminal charge
where W is the gate width and the coefficients A to E are modeled as linear functions of V DS
where X D1,S1 and X D2,S2 are coefficients (e.g., (4) is chosen to account for the two different charge regimes, i.e., that due to ionized impurities in the channel at low V GS and that due to free-carrier charge at high V GS . The proposed formula of Q D in (4) connects two approximately linear charge-voltage relationships in Fig. 3 . The first two terms in (4) have the form ln(1 + e ax ) + bx with the property that when x 0, ln(1 + e ax ) + bx ≈ e −|ax| + bx ≈ bx, and when x 0, ln(1 + e ax ) + bx ≈ ax + bx. Therefore, (4) provides a function that gives one linear Q-V relation at low V GS and another at high V GS . In Fig. 3 , the modeled terminal charges (solid lines) agree well with TCAD simulation (symbols). The values of the fitting parameters are presented in Table 1 . Because the drain is connected to the channel, a 100/0 drain/source partition of the channel charge is reasonable to assume as Zhang et al. [11] have previously discussed. Given this partition, the origin of the voltage dependences in Fig. 3 can be understood as follows. First, the charges all sum to zero at any gate bias to guarantee charge neutrality, i.e., Q S + Q D + Q G = 0. The source charge is always negative and originates from the negatively charged ionized impurities in the depletion region of the source tunnel junction. The gate charge is negative at low V GS because the band bending of the MOS gate-stack induces positive charge near V GS = 0 V. The gate charge becomes positive above the flat band voltage, at approximately V GS = 0.25 V, and this corresponds to the onset of drain current seen in Fig. 2(a) . Above V GS = 0.25 V the gate charge is positive and monotonically increases. The drain charge is positive at low V GS due to the positively charged ionized impurities on the n-side of the tunnel junction. As V GS increases and electrons accumulate in the channel, the sign of the drain charge changes to negative. As V DS increases, the voltage at which the channel charge becomes negative also increases. This is because the drain bias increases the positively ionized impurities both at the tunnel junction and in the gate-drain fringing field region lines, indicated in the inset of Fig. 3 .
In practice, charge-based models require knowledge of the channel charge and the charge partition between all terminals. Channel charge is not directly obtained from measurements on transistors; thus, our model is best suited for fitting data produced by TCAD or other simulation tools. Fitting routines, such as the curve fitting tool box in MATLAB, are available to automate the parameter extraction process [24] .
With the terminal charges defined, the terminal capacitances can be calculated as follows [25] :
The two most significant capacitances for the transistor in the first quadrant, C DG and C SG , are computed as
In Fig. 4 , the two terminal capacitances computed from the model are shown to match well with the TCAD simulations. Due to the asymmetric drain/source channel charge partition, C DG is significantly larger than C SG at large V GS and saturates with increasing V GS . At low V GS , C SG is dominant over C DG and controlled by the tunnel junction capacitance; this is also the case in Si and InAs TFETs [26] .
V. TFET NOISE MODEL
Device noise is a critical consideration in analog circuit design, especially for low-voltage, low-power applications.
To date, there are only a few reports of TFET noise measurements, and they are on Si [12] - [14] and GaAsSb/ InGaAs [15] , [16] TFETs. In the experimental reports, lowfrequency noise is dominated by either flicker noise, with the form of 1/f [13] - [16] , or random telegraph noise (RTN), with the form of 1/f 2 [12] , [14] . Large device-to-device variability of both types of noise has been reported [12] , [14] . Flicker noise and RTN result from trapping-detrapping at the oxide/semiconductor surface at the channel and at the source/channel junction. The effective low-frequency noisegenerating area is generally small [12] in TFETs; therefore, TFET low-frequency noise shows a weak dependence on gate length and is subject to noise variability due to differences in trap locations and densities in the active area [12] , [14] , [17] .
There is an additional flicker noise source in the TFET which has been proposed and characterized by Huang et al. [14] experimentally and also recognized by Asbeck et al. [3] . This source appears across the source/channel junction and is caused by trapping/detrapping at the source/channel junction, which changes the internal tunnel-junction field and the tunnel current. As with shot noise, higher junction current leads to higher noise and the experimental dependences which have been reported thus far have been complex [14] .
A simplified equivalent circuit, shown in Fig. 5 , is proposed here with just two sources to capture the major 1/f n and shot noise mechanisms. At the source/channel junction, the shot noise source has the usual junction dependence 
I 2
n,1/f = 2qI D in A 2 /Hz. In parallel with this source, there should exist a junction flicker noise source as previously described. This source is uncorrelated with the conventional MOS flicker noise, and both have 1/f n dependence. Here we lump both 1/f sources in a single source in the gate as in the MOSFET, V 2 n,1/f = K /f n in V 2 /Hz, where K is a constant and n is a factor to account for the frequency dependence (n = 1 for 1/f noise, and n = 2 for RTN noise), both of which can be extracted from measurements or simulation data. In the absence of measured or modeled TFET noise data, Pandey et al. [17] provide an analytical model developed for the III-V heterojunction TFETs, which can be used to provide baseline estimates of the factor K and its dependence on trap density, electric field, dielectric constant, and geometry. 
VI. DC AND AC MODELS FOR THE GaN/InN TFET
The dc model parameters for the GaN/InN TFET in Fig. 1(a) are extracted from TCAD simulations of the I D -V GS and I D -V DS characteristics using procedures discussed in [7] . Comparisons of the modeled and simulated I -V characteristics in the first quadrant (V GS > V OFF , V DS > 0) are shown in Fig. 6 with key parameters shown in Table 2 and the complete parameter list including all four operating quadrants provided in the supplementary information.
The p-channel TFET model equations can be obtained by multiplying the terminal currents and voltages by −1. The same parameters for the n-channel TFET can be used if symmetric device structure and characteristics are desired. Otherwise, the p-channel TFET parameters need to be extracted following the procedure outlined in [7] . The complete TFET model is implemented in Verilog-A and is available at the NEEDS Web site [20] . As has been discussed in [7] , the model equations provide a good first-order description of the TFET, meaning that there is overall agreement with the large signal behavior of the common source characteristic. As shown in Fig. 7 , the small-signal characteristics such as transconductance and output conductance calculated from the model are in close agreement with TCAD simulation over the bias range of Fig. 6 , making the model suitable for analog applications.
VII. CIRCUIT APPLICATION
To illustrate some of the features of the universal model in a circuit context, a simple common-source low-power amplifier has been designed and simulated using the Verilog-A implementation of the model and the Eldo simulator from Mentor Graphics. The schematic of the amplifier and the model of the source are shown in Fig. 8 .
To illustrate the effect of gate leakage current, the amplifier is driven by a high-impedance source and is simulated with and without gate leakage and using two different threshold voltages for M 1 . The high-impedance source can be viewed as a preceding amplifier stage having a high output resistance. The gate leakage current generally causes the source signal to be attenuated at the amplifier input, but the effect of leakage current is more pronounced in a low-V TH TFET versus a high-V TH TFET. Table 3 shows how the operating points change in these comparisons. The amplifier takes advantage of the high intrinsic gain of the TFETs to achieve a low-frequency voltage gain of 52 dB at V TH = 0.15 V (rounded). At the same V TH , enabling the gate leakage current makes the low-frequency gain drop from 52 to 20 dB, and V (out) drops from 0.34 to 0.14 V. When V TH is 0.45 V, the gain barely changes when gate leakage current is enabled while V (out) stays almost the same. The gate leakage current, which is the same as the current going through R S ,he low-frequency gain drop increases from 4.57 to 246.4 fA when V TH changes from 0.45 to 0.15 V.
The effect of threshold voltage change can be understood by noting that the gate leakage current increases exponentially with |V GD | = V DS − V GS ; lowering the V TH of M 1 decreases V GS while keeping the overdrive constant. Due to the high intrinsic gain of M 1 , a small change at the input changes the operating point at the output (and thus the gain) significantly.
VIII. CONCLUSION
With the development of a gate tunneling current model, charge-based capacitance model, and noise model, a universal TFET SPICE model for circuit design is presented. The model is universal in the sense that it covers all operating regions and biases of interest for low-power applications and can be applied to TFETs with various geometries and across material systems. With the addition of gate current, chargebased capacitance, and noise, the model now has capabilities needed for analog circuit design.
While the model is physics based, it is not predictive and relies on fitting to TCAD or other device simulators. Readers should recognize that the gate tunneling model introduced here is valid for devices where the gate is substantially on the drain, and the gate leakage flows to the drain. It does not comprehend effects of gate-source overlap. Similarly, the noise model should be recognized as an entry-level model for exploring the limitations imposed by noise in TFET circuits. 
